Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance enhanced intergrated circuit layout methodology

Performance enhanced intergrated circuit layout methodology

US Patent 5422317 · Granted Jun 6, 1995

Estimated economic value: $6,374,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field upgradable firmware for electronic devices2014
Apparatus and method for external charge pump on flash memory module2014
Field programmable redundant memory for electronic devices2013
Reliable watchdog timer1993
Impedance modulated CMOS RAM cell1986
Push pull output RC oscillator with frequency compensation1985
Calculator with constant memory1982