Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Circuit simulation method for a circuit realized by an LSI layout pattern based upon a circuit of a logic gate level realized by the layout pattern

US Patent 5416717 · Granted May 16, 1995

Estimated economic value: $95,000

Assignee

Inventors

View full patent text on Google Patents →