Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of fabricating a monolithic integrated circuit with at least one CMOS field-effect transistor and one NPN bipolar transistor

US Patent 5411900 · Granted May 2, 1995

Assignee

Inventors

View full patent text on Google Patents →