Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of and apparatus for correcting edge placement errors in multiplying phase locked loop circuits

Method of and apparatus for correcting edge placement errors in multiplying phase locked loop circuits

US Patent 5406590 · Granted Apr 11, 1995

Estimated economic value: $25,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controller receiving a configuration command while receiving an auxiliary supply2012
Method for determining cooling requirements of a computer system enclosure2012
Determining electrical compatibility and/or configuration of devices in a pre-bo2011
Use of operational configuration parameters to predict system failures2011
Comparing characteristics prior to booting devices2010
Method and apparatus for implementing work request lists2010
Method and apparatus for accessing a memory2009
Memory window access mechanism2009
Automated marker band nest placement crimper2009
Power management logic that reconfigures a load when a power supply fails2008
Testing a receiver connected to a reference voltage signal2007
Reliable datagram transport service2007