Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Variable length delay circuit utilizing an integrated memory device with multiple-input and multiple-output configuration

US Patent 5406518 · Granted Apr 11, 1995

Assignee

Inventors

View full patent text on Google Patents →