Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hold-type latch circuit with increased margin in the feedback timing and a memory device using same for holding parity check error

Hold-type latch circuit with increased margin in the feedback timing and a memory device using same for holding parity check error

US Patent 5399912 · Granted Mar 21, 1995

Estimated economic value: $62,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image processing device, work robot, substrate inspection device, and specimen i2024
Semiconductor device2005
Semiconductor integrated circuit device including an improved separating groove 1997
Mixed mode simulation method and simulator1996
Semiconductor IC device having a RAM interposed between different logic sections1995
Semiconductor integrated circuit device and digital processor employing the same1995
Semiconductor integrated circuit device and digital processor employing the same1995
Semiconductor integrated circuit device with two variable delay lines in writing1994
Semiconductor integrated circuit device having a gate array with a ram and by-pa1993
Vector processor performing data operations in one half of a total time period o1992
Semiconductor integrated circuit device having a gate array with a RAM and by-pa1992
Semiconductor device for a ram disposed on chip so as to minimize distances of s1991