Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for controlling isolation transistors in a semiconductor memory device

Circuit for controlling isolation transistors in a semiconductor memory device

US Patent 5396465 · Granted Mar 7, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Liquid crystal display and method of driving the same2016
Display device with dummy lines for reducing a number of channels of a gate driv2016
Image display device and method for driving the same2016
Liquid crystal display device having a 1-dot inversion or 2-dot inversion scheme2014
Test mode for a self-refreshed SRAM with DRAM memory cells2005
DRAM with total self refresh and control circuit2004
Power-up control circuit with a power-saving mode of operation2004
Voltage boosting circuit for a low power semiconductor memory2004
Asynchronous queuing circuit for DRAM external RAS accesses2003
Data bus having conducting lines driven at multiple adjustable current levels to2000
Column select line control circuit for synchronous semiconductor memory device a2000
Voltage boosting power supply circuit of memory integrated circuit and method fo2000