Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Wiring arrangement for a semiconductor device using insulating and etch stop layers

US Patent 5396092 · Granted Mar 7, 1995

Assignee

Inventors

View full patent text on Google Patents →