Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for separate mark and wait instructions for processors having multiple memory ports

Method and apparatus for separate mark and wait instructions for processors having multiple memory ports

US Patent 5381536 · Granted Jan 10, 1995

Estimated economic value: $3,614,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector reduction processor2025
Vector processing unit2025
Shared scratchpad memory with parallel load-store2025
Permuting in a matrix-vector processor2025
Transposition of left-hand-side operand to systolic matrix multiplication2024
Single-sided distributed storage system2024
Performing matrix multiplication in hardware2024
Low latency matrix multiply unit2024
Vector reduction processor2024
Vector reductions using shared scratchpad memory2024
Shared scratchpad memory with parallel load-store2024
Low latency matrix multiply unit2024