Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Comprehensive process for low temperature epitaxial growth

Comprehensive process for low temperature epitaxial growth

US Patent 5378651 · Granted Jan 3, 1995

Estimated economic value: $8,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for the in situ production of Majorana material superconductor hybrid net2023
Method for the in situ production of Majorana material superconductor hybrid net2021
Method for producing a flat free contacting surface for semiconductor nanostruct2020
High-frequency conductor having improved conductivity2017
Relaxed low-defect SGOI for strained SI CMOS applications2012
Multiple crystallographic orientation semiconductor structures2011
Multiple crystallographic orientation semiconductor structures2010
Preventing cavitation in high aspect ratio dielectric regions of semiconductor d2010
Preventing cavitation in high aspect ratio dielectric regions of semiconductor d2008
Method of fabricating semiconductor side wall fin2008
Relaxed, low-defect SGOI for strained Si CMOS applications2008
Method of fabricating semiconductor side wall fin2007