Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus

Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus

US Patent 5373514 · Granted Dec 13, 1994

Estimated economic value: $8,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Legalizing a portion of a circuit layout2015
Adaptive cell separation and circuit changes driven by maximum capacitance rules2002