Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Independent array grounds for flash EEPROM array with paged erase architechture

Independent array grounds for flash EEPROM array with paged erase architechture

US Patent 5365484 · Granted Nov 15, 1994

Estimated economic value: $13,510,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resistive change element arrays2024
Method for making iridium oxide nanoparticles2024
Resistive change element arrays2024
Combinational resistive change elements2022
NAND memory cell string having a stacked select gate structure and process for f2021
Memory device having programmable impedance elements with a common conductor for2021
Devices for programming resistive change elements in resistive change element ar2021
Methods for accessing 1-R resistive change element arrays2021
Resistive memory device having a conductive barrier layer2020
NAND memory cell string having a stacked select gate structure and process for f2020
Emulsification element and emulsification device2020
Resistive memory device having side barriers2020