Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor system including first and second nonvolatile memory arrays which may be simultaneously read and reprogrammed

Microprocessor system including first and second nonvolatile memory arrays which may be simultaneously read and reprogrammed

US Patent 5361343 · Granted Nov 1, 1994

Estimated economic value: $41,604,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit memory and method for transferring data using a volatile memo2002
Method and circuitry for usage of partially functional nonvolatile memory1998
Nonvolatile memory blocking architecture and redundancy1997
Generally-diagonal mapping of address space for row/column organizer memories1996
Method for writing to a flash memory array during erase suspend intervals1994
Circuitry for power supply voltage detection and system lockout for a nonvolatil1994
Floating gate nonvolatile memory with reading while writing capability1993
Floating gate nonvolatile memory with reading while writing capability1993
Processor controlled command port architecture for flash memory1993
Program/erase selection for flash memory1991