Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimization of digital circuit delays

Method for optimization of digital circuit delays

US Patent 5359535 · Granted Oct 25, 1994

Estimated economic value: $8,347,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cooling arrangement for gas turbine engine component2025
Modified internal clearance(s) at connector pin aperture(s) of a circuit board2025
Shape-memory alloy lock for connectors2024
Cooling arrangement for gas turbine engine component2024
Hybrid socket warp indicator2024
Platform serpentine re-supply2023
Electromagnetic shielding of heatsinks with spring press-fit pins2023
Airfoil having internal hybrid cooling cavities2023
Airfoil cooling circuit2022
Localized rework using liquid media soldering2022
Multi-walled airfoil core2022
Component having a dirt tolerant passage turn2022