Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture for programmable delay line integrated circuit

Architecture for programmable delay line integrated circuit

US Patent 5355038 · Granted Oct 11, 1994

Estimated economic value: $3,331,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for calibrating a temperature sensitive oscillator2002
Single package temperature compensated electronic device2002
Temperature compensated crystal oscillator2000
Temperature compensated crystal oscillator1999
Programmable delay line1999
Programmable delay lines1997
Delay circuit using primarily a transistor's parasitic capacitance1992
Programmable delay line integrated circuit having programmable resistor circuit1992