Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Cache memory systems that accesses main memory without wait states during cache misses, using a state machine and address latch in the memory controller

US Patent 5353429 · Granted Oct 4, 1994

Estimated economic value: $12,504,000

Assignee

Inventors

View full patent text on Google Patents →