Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for sizing widths of power busses in integrated circuits

Method for sizing widths of power busses in integrated circuits

US Patent 5349542 · Granted Sep 20, 1994

Estimated economic value: $1,308,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field effect devices and capacitors with improved thin film dielectrics and meth1999
Slew rate based power usage simulation and method1997
Symbolic routing guidance for wire networks in VLSI circuits1996
Automatic power vector generation for sequential circuits1996
Semiconductor heterostructure devices with strained semiconductor layers1995
Gate array bases with flexible routing1994
Preplacement method for weighted net placement integrated circuit design layout 1994
Method for making low defect density semiconductor heterostructure and devices m1993
Adaptable topologies used in routing of ground and power networks on integrated 1993
Device including a radiation sensor1990
Metallized semiconductor device including an interface layer1988
Method of preparing indium ingots1986