Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for multiplying denormalized binary floating point numbers without additional delay

Method and apparatus for multiplying denormalized binary floating point numbers without additional delay

US Patent 5347481 · Granted Sep 13, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intra-frame real-time frequency control2019
Skeet target2013
Efficient software download to configurable communication device2011
Efficient software download to configurable communication device2011
Integrated circuit chip design2007
Efficient software download to configurable communication device2007
Self-timed logic circuit having zero-latency overhead and method for designing s1997
Fast swing-limited pullup circuit1997
Zero latency overhead self-timed iterative logic structure and method1996
Multiplier tree using nine-to-three adders1994
Method and apparatus for early quotient completion in arithmetic division1994
Zero overhead self-timed iterative logic1992