Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed memory architecture for a configurable logic array and method for using distributed memory

Distributed memory architecture for a configurable logic array and method for using distributed memory

US Patent 5343406 · Granted Aug 30, 1994

Estimated economic value: $12,100,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic structure and circuit for fast carry1996
Circuit for selecting a bit in a look-up table1996
Circuit for selecting a bit in a look-up table1996
Distributed memory architecture for a configurable logic array and method for us1995
Distributed memory architecture for a configurable logic array and method for us1995
TTL/CMOS compatible input buffer with Schmitt trigger1994
Logic structure and circuit for fast carry1994
Logic structure and circuit for fast carry1993
Configurable electrical circuit having configurable logic elements and configura1993
Memory cell with known state on power up1992
Programmable connector for programmable logic device1992
Programmable connector for programmable logic device1992