Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Means to avoid data distortion in clock-synchronized signal sampling

Means to avoid data distortion in clock-synchronized signal sampling

US Patent 5341403 · Granted Aug 23, 1994

Estimated economic value: $7,385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power driver circuitry2005
Method and circuit for measuring the optical modulation amplitude (OMA) in the o2005
Current mirror having improved power supply rejection2002
Partial scan logic1998
Reduced transistor-count data storage and multiplexing system1998
Reduced transistor-count data storage and multiplexing system1998