Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture of circuitry for generating test mode signals

Architecture of circuitry for generating test mode signals

US Patent 5339320 · Granted Aug 16, 1994

Estimated economic value: $31,670,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System to compare at least one DNA fragment to a reference genome2023
Hardware enhancements to radial basis function with restricted coulomb energy le2017
Block locking apparatus for flash memory2011
Apparatus and method for testing removable flash memory devices2009
Dividing a flash memory operation into phases2008
Apparatus and methods for storing data which self-compensate for erase performan2007
Systems with non-volatile memory bit sequence program control2003
Method and apparatus for calibrating analog sensor measurement2002
Method and apparatus for non-volatile memory bit sequence program controller2002
Synchronizing user commands to a microcontroller in a memory device2002
Nonvolatile writeable memory with program suspend command2000
Block locking and passcode scheme for flash memory2000