Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for implementing set/reset synchronously or asynchronously in a programmable logic device

Method for implementing set/reset synchronously or asynchronously in a programmable logic device

US Patent 5337255 · Granted Aug 9, 1994

Estimated economic value: $10,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically loaded plug-ins to provide an integrated graphical user interface2015
Updating an installed computer program2015
System and method for reading data from a programmable logic device2002
Method of optimizing resource allocation starting from a high level block diagra1998
Method of allocating logic using general function components1996
Method for optimizing resource allocation starting from a high level1996
Method for generating logic modules from a high level block diagram1996