Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor memory device having a circuit for reducing frequency of proceeding refresh in data retention mode

US Patent 5333128 · Granted Jul 26, 1994

Assignee

Inventors

View full patent text on Google Patents →