Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-timing integrated circuits having low clock signal during inactive periods

Self-timing integrated circuits having low clock signal during inactive periods

US Patent 5324992 · Granted Jun 28, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device, system, and method of fabrication2017
Integrated circuit device, system, and method of fabrication2015
Lithography and associated methods, devices, and systems2012
Using neighborhood functions to extract logical models of physical failures usin2010
Vertex based layout pattern (VEP): a method and apparatus for describing repetit2005
Current signatures for IDDQ testing2001
Test pattern generation for an electronic circuit using a transformed circuit de1996
Apparatus and method for detecting vertically propagated defects in integrated c1991
Static RAM memory cell using N-channel MOS transistors1991
Built-in current testing of integrated circuits1991
Apparatus and method for detecting spot defects in integrated circuits1989