Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement of word line driver stage for semiconductor memory device

Arrangement of word line driver stage for semiconductor memory device

US Patent 5319605 · Granted Jun 7, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data bus having conducting lines driven at multiple adjustable current levels to2000
Internal power supply generating circuit for a semiconductor memory device2000
Parallel bit test circuit for testing a semiconductor device in parallel bits1999
Reference voltage generating circuit of a semiconductor memory device1998
Method and circuit for testing memory cells in semiconductor memory device1998
Power supply voltage boosting circuit of semiconductor memory device1997
Defective cell repairing circuit and method of semiconductor memory device1997
Wafer burn-in test circuit of a semiconductor memory device1996
Circuit for generating a clock signal to separate bit lines in a semiconductor m1995
Circuit for controlling isolation transistors in a semiconductor memory device1995
Voltage pumping circuit for semiconductor memory devices1994
Semiconductor memory device having a block selection function with low power con1994