Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substrate noise coupling reduction for VLSI applications with mixed analog and digital circuitry

Substrate noise coupling reduction for VLSI applications with mixed analog and digital circuitry

US Patent 5317183 · Granted May 31, 1994

Estimated economic value: $5,696,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for fast ethernet serial port multiplexing to reduce I/O pin c2005
Low supply voltage line driver2004
CMOS on-chip precision voltage reference scheme2001
Intelligent concentrator for multiple speed data communications systems2001
Intelligent concentrator for multiple speed data communications systems1997
Intelligent concentrator for multiple speed data communications systems1996
Single-port network node transceiver with powered-down protection1996
Token ring speed detector1995
Reliable clock source having a plurality of redundant oscillators1995
Sinusoidal signal generator1992
Current transient reduction for VLSI chips1991
CMOS signal threshold detector1990