Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating a 48-bit frame check sequence

Method and apparatus for generating a 48-bit frame check sequence

US Patent 5307355 · Granted Apr 26, 1994

Estimated economic value: $2,921,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Avoiding micro-loops in a ring topology of a network2018
System and method for characterizing network traffic2017
Loop avoidance during network convergence in switched networks2016
Forwarding data in a data communications network2016
Efficient complex network traffic management in a non-uniform memory system2016
Minimizing the number of not-via addresses2015
Avoiding micro-loops in a ring topology of a network2015
Connection verification for MPLS label switched paths and pseudowires2015
Efficient complex network traffic management in a non-uniform memory system2015
Creating balanced link-disjoint topologies in a computer network2015
Providing clock synchronization in a network2014
Constructing a transition route in a data communications network2014