Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor memory device adapted for preventing a test mode operation from undesirably occurring

US Patent 5305267 · Granted Apr 19, 1994

Assignee

Inventors

View full patent text on Google Patents →