Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital clock dejitter circuits for regenerating clock signals with minimal jitter

Digital clock dejitter circuits for regenerating clock signals with minimal jitter

US Patent 5297180 · Granted Mar 22, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Numerical phase detector with interpolated values2010
Integrated circuit for programmable optical delay2008
SONET/SDH SPE/virtual container retiming with adaptive dual pointer leak rate co2008
Optoelectronic clock generator producing high frequency optoelectronic pulse tra2008
Photonic sigma delta analog-to-digital conversation employing dual heterojunctio2006
Jitter measurement using mixed down topology2006
Optoelectronic device employing at least one semiconductor heterojunction thyris2005
Network switch which supports TDM, ATM, and variable length packet traffic and i2003
Method of multicasting data through a communications switch2003
Method for switching ATM, TDM, and packet data through a single communications s2003
Method and apparatus for switching ATM, TDM, and packet data through a single co2003
Free-running-frequency adjustment circuit for a clock recovery system2003