Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus master with antilockup and no idle bus cycles

Bus master with antilockup and no idle bus cycles

US Patent 5289583 · Granted Feb 22, 1994

Estimated economic value: $8,202,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure ranging secret key compliance for short-range communication devices2025
Peak power management extensions to application-specific integrated circuits2025
Electronic device and method of operating an electronic device2025
Low-power boot-up for memory systems2025
Creating high density logical to physical mapping2025
Integrated pivot table in a logical-to-physical mapping2025
Sequential data optimized sub-regions in storage devices2024
Address verification at a memory system2024
Notifying memory system of host events via modulated reset signals2024
Device reset alert mechanism2024
Creating high density logical to physical mapping2024
Integrated pivot table in a logical-to-physical mapping2024