Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths

Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths

US Patent 5278974 · Granted Jan 11, 1994

Estimated economic value: $6,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting mixed read in non-volatile memory controller2025
Bypass buffer for worn out codewords2025
High performance interconnect2025
High performance interconnect2025
Technologies for quality of service based throttling in fabric architectures2024
Mixed current-forced read scheme for MRAM array with selector2024
Programmable ECC for MRAM mixed-read scheme2024
Memory card with volatile and non volatile memory space having multiple usage mo2023
High performance interconnect2023
Apparatus and method for performing persistent write operations using a persiste2023
Prefetcher in multi-tiered memory systems2023
Memory card with volatile and non volatile memory space having multiple usage mo2022