Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electrically erasable and programmable read-only memory with source and drain regions along sidewalls of a trench structure

Electrically erasable and programmable read-only memory with source and drain regions along sidewalls of a trench structure

US Patent 5278438 · Granted Jan 11, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stackable resistive cross-point memory with schottky diode isolation2008
Method and resulting structure for PCMO film to obtain etching rate and mask to 2007
Single-poly two-transistor EEPROM cell with differentially doped floating gate2004
Compact single-poly two transistor EEPROM cell2003
Erase method for flash memory2003
Method of operating flash memory2002
Method of operating flash memory2002
Semiconductor structure for flash memory enabling low operating potentials2001
Method of manufacturing a self-aligned vertical bipolar transistor2001
Triple well flash memory fabrication process2000
Microwave monolithic integrated circuit with coplaner waveguide having silicon-o1999
Method and apparatus for bulk preprogramming flash memory cells with minimal sou1999