Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling a processor bus used by multiple processor components during writeback cache transactions

Method and apparatus for controlling a processor bus used by multiple processor components during writeback cache transactions

US Patent 5276852 · Granted Jan 4, 1994

Estimated economic value: $3,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ski pole with inclinometer2014
Apparatus and methods for access fairness for a multiple target bridge/router in2013
Bridge apparatus and methods for coupling multiple non-fibre channel devices to 2012
Method and apparatus for managing flow control in PCI express transaction layer2010
Multi-processor computer system having shared memory, private cache memories, an1996
Method and apparatus for parity generation1996
Lawn mower starting device1994
Lawn mower starting aid1993
Write-back cache with ECC protection1993
Apparatus for suppressing an error report from an address for which an error has1993
Apparatus for suppressing an error report from an address for which an error has1993
Two-level protocol for multi-component bus ownership, and implementation in a mu1993