Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bi-phase decoder phase-lock loop in CMOS

Bi-phase decoder phase-lock loop in CMOS

US Patent 5276716 · Granted Jan 4, 1994

Estimated economic value: $19,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modulation analyzer module2019
Pseudo-AUI line driver and receiver cells for ethernet applications1997
High speed, low power CMOS D/A converter for wave synthesis in network1997
High speed CMOS D/A converter for wave synthesis in network1997
Reversible AUI port for ethernet1996
Automatic polarity detection and correction method and apparatus employing linkp1995
Method and apparatus for squelch circuit in network communication1994
Method and apparatus for CMOS differential drive having a rapid turn off1993
Automatic polarity detection and correction method and apparatus employing linkp1993
Medium attachment unit for use with twisted pair local area network1992
CMOS-transistor-based digital-to-analog converter1987
Sampling comparator circuit for processing a differential input1985