Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming stacked conductive and/or resistive polysilicon lands in multilevel semiconductor chips and structures resulting therefrom

Method of forming stacked conductive and/or resistive polysilicon lands in multilevel semiconductor chips and structures resulting therefrom

US Patent 5275963 · Granted Jan 4, 1994

Estimated economic value: $5,325,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibratable phase-locked loop2006
Phase independent frequency comparator2003
Apparatus and method for setting VCO free-running frequency2000
Electronic device and method for forming a membrane for an electronic device2000
Temperature compensated reference current generator1998
Highly symmetrical bi-direction current sources1998
Digital delay interpolator circuit1998
Digital delay interpolator circuit1998
Method of making BiCMOS circuit1997
Method of manufacturing BICMOS integrated circuits1997
Stacked conductive resistive polysilicon lands in multilevel semiconductor chips1995
Stacked conductive resistive polysilicon lands in multilevel semiconductor chips1995