Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Fabrication process of a semiconductor device having a reduced parasitic capacitance

US Patent 5270249 · Granted Dec 14, 1993

Assignee

Inventors

View full patent text on Google Patents →