Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low temperature method for forming solder bump interconnections to a plated circuit trace

Low temperature method for forming solder bump interconnections to a plated circuit trace

US Patent 5269453 · Granted Dec 14, 1993

Estimated economic value: $13,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-current electrical pass through standoff connection for electronic box2025
Electronics device having a plastic cover with a sealed center boss2023
Compliant pin structure for discrete electrical components2022
Headerless harness connection assembly and methods of constructing and utilizing2022
Electronics device having a plastic cover with a sealed center boss2021
Electronics device having a plastic cover with a sealed center boss2021
Method and structure for limiting cover deflection in an ECU with leakage testin2020
Electronics module enclosure2019
Compliant PCB-to-housing fastener2018
Method and structure for limiting cover deflection in an ECU when exposed to hig2018
Electrical shielding in a MEMS leadframe package2016
Electronics module2015