Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bias circuitry for content addressable memory cells of a floating gate nonvolatile memory

Bias circuitry for content addressable memory cells of a floating gate nonvolatile memory

US Patent 5267213 · Granted Nov 30, 1993

Estimated economic value: $47,794,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor display driver device, mobile multimedia apparatus and method for 2017
Method and apparatus of temporary image frame compression2016
Method and apparatus of temporary image frame compression2014
Transmitters providing cycle encoded signals2013
Method of digital video reference frame compression2013
Method and apparatus of Bayer pattern direct video compression2013
Method and apparatus of image compression with output control2012
Receivers for cycle encoded signals2012
Method and circuit of high performance variable length coding and decoding for i2011
Receivers for cycle encoded signals2010
Semiconductor ROM device and manufacturing method thereof2009
Method and apparatus for displaying images with compression mechanism2009