Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock delay trim adjustment with stopping feature for eliminating differential delay between clock signal and analog signal

Clock delay trim adjustment with stopping feature for eliminating differential delay between clock signal and analog signal

US Patent 5266850 · Granted Nov 30, 1993

Estimated economic value: $8,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with write cache having flush/eviction methods2014
Methods for conversion of update blocks based on association with host file mana2012
Non-volatile memory and method with write cache partition management methods2012
Non-volatile memory and method with write cache partitioning2012
Adaptive data recovery procedure based on radial positioning2011
Adaptive block list management2010
Method and system for synchronization in the presence of thermal asperity2006
Method of initializing hard bias of a magnetic read head2006
Soft error correction algebraic decoder2003
Method and apparatus for testing MR head instability using a criterion that remo2003
Method and apparatus for updating cyclic redundancy check information for data s2002
Method and apparatus for deterministically altering cyclic redundancy check info2002