Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Multiple bus architecture for flexible communication among processor modules and memory subsystems and specialized subsystems

US Patent 5263139 · Granted Nov 16, 1993

Estimated economic value: $6,345,000

Assignee

Inventors

View full patent text on Google Patents →