Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › BICMOS ECL circuit suitable for delay regulation

BICMOS ECL circuit suitable for delay regulation

US Patent 5254891 · Granted Oct 19, 1993

Estimated economic value: $8,605,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit employing inverse transistors1994
High noise tolerance receiver1993
High noise tolerance receiver1993
High performance BiFET complementary emitter follower logic circuit1993
High performance BiFET complementary emitter follower logic circuit1993
NOR.sub.i circuit/bias generator combination compatible with CSEF circuits1993
Logic redundancy circuit scheme1989
BIFET logic circuit1988
Complementary cascoded logic circuit1987
Method and resulting structure for selective multiple base width transistor stru1985
Driver circuitry for reducing on-chip Delta-I noise1985
Diode-transistor active pull up driver1983