Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for developing wait states during addressing operation by using unused address bits

Apparatus and method for developing wait states during addressing operation by using unused address bits

US Patent 5253355 · Granted Oct 12, 1993

Estimated economic value: $25,580,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SAS expander2010
System, machine, and method for maintenance of mirrored datasets through surroga2009
System having storage subsystems and a link coupling the storage subsystems2006
System and method for providing multi-initiator capability to an ATA drive2005
System and method for providing multi-initiator capability to an ATA drive2005
Nonmaskable interrupt workaround for a single exception interrupt handler proces2004
System, machine, and method for maintenance of mirrored datasets through surroga2004
System and method for electrically isolating a device from higher voltage device2001
Peripheral controller comprising first messaging unit for communication with fir2000
Hiding peripheral memory transactions on a local bus within a peripheral control2000
Technique for hot plugging a peripheral controller card containing PCI and SCSI 2000
Secondary channel for command information for fibre channel system interface bus1998