Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low skew CMOS clock divider

Low skew CMOS clock divider

US Patent 5249214 · Granted Sep 28, 1993

Estimated economic value: $7,721,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for reducing emissions of volatile organic compounds from the ketonizat2014
Memory devices and memory reading methods2001
Reducing acoustic feedback with digital modulation2001
Comparators and comparison methods2001
Process control monitoring system and method therefor1998
Input/output controller circuit using a single transceiver to serve multiple inp1995
Direction indicating traffic barricade1994
Universal keyboard and keyboard/spatial input device controller1993
Pneumatically driven descaling tools1993
Logic level shifter for 3 volt CMOS to 5 volt CMOS or TTL1993
Logic level shifter for 3 volt CMOS to 5 volt CMOS or TTL1993
Pneumatically driven descaling tool1993