Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor system with global data replication and two levels of address translation units

Multiprocessor system with global data replication and two levels of address translation units

US Patent 5247629 · Granted Sep 21, 1993

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of transferring data in a processing system2005
Data-processing system with CC-NUMA (cache-coherent, non-uniform memory access) 2001
Interface bridge between a system bus and local buses with translation of local 2001
Memory with variable levels of interleaving and associated configurator circuit1997
Multiprocessor system having global data replication1993
Data processing system having dual arbiter for controlling access to a system bu1991
Enhanced reliability interrupt control apparatus1986
Memory mapping method in a data processing system1986
Memory module selection and reconfiguration apparatus in a data processing syste1986
Memory module selection and reconfiguration apparatus in a data processing syste1986
Digital timing unit1985
Digital timing unit1985