Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making LDMOS transistor with self-aligned source/backgate and photo-aligned gate

Method of making LDMOS transistor with self-aligned source/backgate and photo-aligned gate

US Patent 5242841 · Granted Sep 7, 1993

Estimated economic value: $7,597,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Precision substrate material multi-processing using miniature-column charged par2021
Secure permanent integrated circuit personalization2021
Precision substrate material multi-processing using miniature-column charged par2020
Methods, structures, and designs for self-aligning local interconnects used in i2020
Precision substrate material multi-processing using miniature-column charged par2020
Secure permanent integrated circuit personalization2020
Patterned atomic layer etching and deposition using miniature-column charged par2020
Super-self-aligned contacts and method for making the same2019
Secure permanent integrated circuit personalization2019
Secure permanent integrated circuit personalization2019
Semiconductor chip having region including gate electrode features of rectangula2019
Semiconductor chip having region including gate electrode features formed in par2019