Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-density erasable programmable logic device architecture using multiplexer interconnections

High-density erasable programmable logic device architecture using multiplexer interconnections

US Patent 5241224 · Granted Aug 31, 1993

Estimated economic value: $7,366,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for tracking and calculating granular network performance me2023
Systems and methods for network slice selection according to application specifi2023
Systems and methods for utilities-based network management2022
System and method for low latency integrated access and backhaul2022
Wireless network cloud computing resource management2022
Systems and methods for detecting and mitigating programmable logic device tampe2022
Systems and methods for enhanced authentication techniques using network-impleme2022
Systems and methods for network-implemented distancing enforcement2022
Systems and methods for tracking and calculating granular network performance me2022
Systems and methods for selecting radio beams2022
Systems and methods for utilities-based workload management in a communication n2021
Presenting smart billboard content based on optical pattern recognition of vehic2021