Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital multiplier based upon a regularly structured sum of products adder array for partial product reduction

Digital multiplier based upon a regularly structured sum of products adder array for partial product reduction

US Patent 5231601 · Granted Jul 27, 1993

Estimated economic value: $9,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Video decoder engine1998
Decompression of MPEG compressed data in a computer system1998
Method and apparatus for decompression of MPEG compressed data in a computer sys1998
Frame reconstruction for video data compression1998
Partitioned decompression of audio data using audio decoder engine for computati1998
Apparatus for 2-D affine transformation of images1998
Seed generation technique for iterative, convergent digital computations1996
Method for 2-D affine transformation of images1995
Memory buffer having selective flush capability1995
Interleaving operations in a floating-point numeric processor1993
Digital multiplier circuit and a digital multiplier-accumulator circuit which pr1990
Transformation of divisor and dividend in digital division1990