Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD protection circuit and method for power-down application

ESD protection circuit and method for power-down application

US Patent 5229635 · Granted Jul 20, 1993

Estimated economic value: $2,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pulsed current source with internal impedance matching2017
Integrated unit for electrical/reliability testing with improved thermal control2011
Automatic range finder for electric current testing2006
Pulsed current generator circuit with charge booster2006
Circuit and method for pulsed reliability testing2001
Microprocessor having external control store1995
FIFO memory with decreased fall-through delay1989
NMOS data storage cell for clocked shift register applications1989
Watch circuit with oscillator gain control1983