Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix

Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix

US Patent 5225719 · Granted Jul 6, 1993

Estimated economic value: $27,041,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simultaneous multi-processor apparatus applicable to achieving exascale performa2025
Simultaneous multi-processor apparatus applicable to achieving exascale performa2023
Non-volatile memory with selectable hard write2021
Simultaneous multi-processor apparatus applicable to achieving exascale performa2019
Simultaneous multi-processor apparatus applicable to acheiving exascale performa2017
Computer for amdahl-compliant algorithms like matrix inversion2017
Efficiently transmitting bulk data over a mobile network2017
Level shifter circuit2016
Computer for Amdahl-compliant algorithms like matrix inversion2014
Systems and methods for controlling power in semiconductor circuits2014
Clock distribution chip2012
Clock distribution chip2012