Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of conserving charge and a boosting circuit in a high efficiency output buffer with NMOS output devices

Process of conserving charge and a boosting circuit in a high efficiency output buffer with NMOS output devices

US Patent 5216290 · Granted Jun 1, 1993

Estimated economic value: $4,464,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage circuitry using sense amplifier shared between memories of differing num1999
Storage circuit1997
Storage circuitry using sense amplifier shared between memories of differing num1996
Method for conflict detection in parallel processing system1995
Storage circuitry using sense amplifier with temporary pause for voltage supply 1995
Global rotation of data in synchronous vector processor1994
Serial video processor1994
Decoding global drive/boot signals using local predecoders1994
Low-power integrated circuit memory1993
Digital filtering with single-instruction, multiple-data processor1993
Three transistor dual port dynamic random access memory gain cell1992
Definition television digital processing units, systems and methods1992